Prototype of a transient waveform recording ASIC
نویسندگان
چکیده
منابع مشابه
A 15 GSa/s, 1.5 GHz bandwidth waveform digitizing ASIC
The PSEC4 custom integrated circuit was designed for the recording of fast waveforms for use in largearea time-of-flight detector systems. The ASIC has been fabricated using the IBM-8RF 0:13 μm CMOS process. On each of the six analog channels, PSEC4 employs a switched capacitor array (SCA) of 256 samples deep, a ramp-compare ADC with 10.5 bits of DC dynamic range, and a serial data readout with...
متن کاملPrototype Waveform Interpolation for Ecg Compression
This paper describes a prototype waveform interpolation approach for efficient electrocardiogram (ECG) compression. The algorithm is based on the interpolation of discrete cosine transform coefficients of the prototypes extracted from the linear predictive residuals of ECG frames. The proposed algorithm therefore exploits the inter-cycle and intra-cycle redundancies that are present in ECG sign...
متن کاملSmooth Speech Reconstruction Using Prototype Waveform Interpolationt
The Prototype Waveform Interpolation (PWI) speech coding technique aims t o achieve natural sounding speech by producing smoothly evolving waveforms for voiced speech. The technique is t o control the level of periodicity in reconstructing the voiced speech segments. It was found, however, that PWI does not always produce the smoothly evolving waveforms desired because the method does not truly...
متن کاملWaveform transition in the transient focusing field
In classical optics and acoustics, the focusing field for harmonic or monochromatic waves is charactenzed by a phenomenon of wave concentration and phase anomaly. For the transient focusing field, significant waveform deformation or waveform transition takes place in the vicinity of the focus. It is shown here theoretically and experimentally that the focusing of the transient wave is characten...
متن کاملImplementation of a RISC Processor Core for SoC Designs – FPGA Prototype vs. ASIC Implementation
In this paper, an implementation of a RISC processor core for SoC designs is presented. We analyze the differences between a prototypical FPGA implementation and standard cell realizations in an 0.6μm and an 0.13μm technology, respectively. The core was developed by using the hardware description language VHDL, which offers the opportunity of adding special, optimized hardware blocks for variou...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Journal of Instrumentation
سال: 2018
ISSN: 1748-0221
DOI: 10.1088/1748-0221/13/01/p01004